A Soft Computing Prefetcher to Mitigate Cache Degradation by Web Robots
نویسندگان
چکیده
This paper investigates the feasibility of a resource prefetcher able to predict future requests made by web robots, which are software programs rapidly overtaking human users as the dominant source of web server traffic. Such a prefetcher is a crucial first line of defense for web caches and content management systems that must service many requests while maintaining good performance. Our prefetcher marries a deep recurrent neural network with a Bayesian network to combine prior global data with local data about specific robots. Experiments with traffic logs from web servers across two universities demonstrate improved predictions over a traditional dependency graph approach. Finally, preliminary evaluation of a hypothetical caching system that incorporates our prefetching scheme is discussed.
منابع مشابه
Two-level Data Prefetching
Data prefetching has been shown to be an effective tool in hiding part of the latency associated with cache misses in modern processors. Traditionally, data prefetchers fetch data into a small prefetch buffer near the L1 for low latency, or the L2 cache for greater coverage and less cache pollution. However, with the L1–L2 cache speed gap growing, significant performance gains can be obtained i...
متن کاملUsing Cacheline Reuse Characteristics for Prefetcher Throttling
One of the significant issues of processor architecture is to overcome memory latency. Prefetching can greatly improve cache performance, but it has the drawback of cache pollution, unless its aggressiveness is properly set. Several techniques that have been proposed for prefetcher throttling use accuracy as a metric, but their robustness were not sufficient because of the variations in program...
متن کاملReducing Migration-induced Misses in an over-Subscribed Multiprocessor System
REZA, SAJJID. Reducing Migration-induced Misses in an Over-Subscribed Multiprocessor System. (Under the direction of Prof. Gregory T. Byrd.) In a large multiprocessor server platform, using multicore chips, the scheduler often migrates a scheduling entity, i.e. a thread or process or virtual machine, in order to achieve better load balancing or ensure fairness among competing scheduling entitie...
متن کاملHardware Execution Throttling for Multi-core Resource Management
Modern processors provide mechanisms (such as dutycycle modulation and cache prefetcher adjustment) to control the execution speed or resource usage efficiency of an application. Although these mechanisms were originally designed for other purposes, we argue in this paper that they can be an effective tool to support fair use of shared on-chip resources on multi-cores. Compared to existing appr...
متن کاملTrace Driven Prefetching
The benefits of data prefetching are obvious. We want to avoid the extremely long latencies associated with loads from memory due to cache misses. Prefetching is used to help solve this problem and can be done by explicitly inserting prefetching instructions at compile time or done in real-time using hardware. Our work will focus on the hardware possibilities of prefetching based on the Markov-...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017